Abstract-This paper presents the design, fabrication and measurement of a low cost, reciprocal 4-bit phase shifter at 2.45 GHz ISM band using COTS components. High-pass/low-pass filters in π configuration are used to implement the phase shifter bit sections. SPDT switches are realized with BAP51 dual PIN diodes, with resonant inductors in the off-state to provide high isolation. The driver circuit consisting of 74AHC240 octal buffer/inverter was implemented to switch the PIN diodes and control the phase states. A compact layout of the 4-bit phase shifter and driver circuitry was fabricated on a 4-layer FR4 substrate. The total size of the PCB board was 4.9x5.3 cm. The measurement results showed an RMS phase error better than 4.1°, insertion loss better than 8.8 dB and return loss better than 13 dB. The maximum power consumption of the 4-bit phase shifter was 80 mW.
INTRODUCTION
Phase shifters are an active area of research in modern transceiver systems. They find their applications in almost all communication systems such as smart antennas in base stations, mobile phones and wireless LAN. However phase shifters are mainly used for electronic beam steering in phased array antenna systems of radars and satellites [1] .
Modern phase shifter designs are focusing on improving insertion loss, broad bandwidth, switching speed, size and financial cost. There are numerous topologies for implementing the phase shifter such as switched transmission line, loaded line, reflection type, high-pass/low-pass and all-pass network [2] . In all these phase shifter topologies, switch is implemented using either PIN diodes or FETs. PIN diodes have the advantage of simple biasing network and lower cost.
In this work a 4-bit phase shifter was designed for the ISM band covering 2.4-2.5 GHz, using PIN diodes and highpass/low-pass topology. The control circuitry was implemented using 74AHC240 octal buffer/inverter IC suitable for switching the 16 phase states in a 4-bit phase shifter.
II. PHASE SHIFTER DESIGN
The design approach was to select a suitable phase shifter topology, SPDT switch and control circuit, with respect to design specifications, such as, operating frequency of 2.4-2.5 GHz, 4 bit sections, RMS phase error of less than 5°, insertion loss less than 9 dB, return loss above 10 dB, small size, low cost and reciprocity.
A. Topology: High-Pass/Low-Pass Filters
High-pass/low-pass phase shifters were first introduced in [3] . This topology was considered suitable for implementation at ISM frequencies, due to better performance in terms of return loss, insertion loss, and compact size with respect to other phase shifter topologies. Other topologies involving transmission lines for phase shifting resulted in long transmission line lengths at lower GHz frequencies.
The high-pass filter in π configuration consists of series capacitor and shunt inductors, and the low-pass filter consists of a series inductor and shunt capacitors. The insertion phase undergoes a phase advance in high-pass filter and a phase delay in low-pass network. Phase shift was obtained by switching between the high-pass and low-pass filter. To provide return path for the DC current and for the implementation of PIN diode switches, a large value of DC blocking capacitor can be used in the high-pass filter. Fig. 1 shows the schematic for one complete bit section of the phase shifter.
Momentum and Monte Carlo simulations were performed using Agilent ADS 2009, for individual as well as combined phase shifter design. The simulations were also performed for the 24 different bit arrangements, the 4 bit sections can be cascaded with each other. Bit arrangement of 45°-90°-22.5°-180° showed optimum performance of RMS phase error.
For the filter networks and resonant inductors discrete capacitors and multilayer inductors from Murata GQM18 and LQG18 series were used. Multilayer inductors are low cost as compared to wire wound and thin film inductors. Murata GRM18 series capacitors were used for DC blocking at appropriate places in the cascaded 4-bit phase shifter. Table I 
B. SPDT Switch
The SPDT switch was implemented using BAP51 dual PIN diodes. Each bit has 2 SPDT switches and the complete 4-bit phase shifter has 8 SPDT switches. The BAP51 dual PIN diode has an on-state resistance of 3.6 Ohm and off-state capacitance of 0.3 pF. The off-state capacitance was resonated at 2.45 GHz with 12 nH inductor to provide high isolation and avoid signal leakage.
C. Control Circuit
The driver control circuit controls the 16 states of the 4-bit phase shifter. 74AHC240 octal buffer/inverter was used for controlling the dual-diode switch in each bit section. The 74AHC240 operates with CMOS input levels. The advantage of using CMOS logic level buffer/inverter driver was that, it accepts lower signal levels and convert them to regulated 5V output voltage level. Power consumption is also lower in CMOS compared to TTL. Fig. 2 shows the fabricated 4-bit phase shifter with driver control circuit. A 4-layer FR4 substrate with 1mm thickness was used for layout and fabrication. The top layer is RF layer. Layer 2 is the RF and DC ground, 0.28 mm from the top layer. Layer 3 is the digital control layer used for routing the control signal from the octal buffer/inverter driver to the diode switch.
III. FABRICATION
Layer 4 is also ground layer.
For compact size, the filter networks were placed vertically. Via holes providing uniform grounding were placed at regular intervals along the transmission line. and on the circuit board. For discrete capacitors and inductors, 0603 Murata chips were mounted on PCB circuit through standard soldering process. The dimension of the PCB board is 4.9x5.3 cm.
IV. MEASUREMENT RESULTS
Measurements were performed for the 4-bit phase shifter using R&S ZVA 24 Network Analyzer. Fig. 3-7 shows the measurement results for the 4-bit phase shifter design.
RMS phase error is the main figure of merit determining the performance of a phase shifter. Fig. 3 shows the measurement result for RMS phase error of the 4-bit phase shifter. The minimal RMS phase error slightly outside the ISM frequency band is due to use of standard inductor or capacitor values in the Murata component series. the phase shifter is 8.8 dB.
Fig. 5-6 shows measurement result for the input and output return loss, which is better than 13 dB and 16 dB respectively. The return loss is comparatively better than the reported phase shifter designs summarized in Table II , due to the use resonant approach. The power consumption of the 4-bit phase shifter was 80 mW, where each bit section consumes around 19.5 mW.
V. CONCLUSION
The design, fabrication and measurement of a low cost, passive, reciprocal, 4-bit phase shifter is presented. The phase shifter network was based on high-pass/low-pass filter topology in π configuration. COTS components are used for implementing the filter networks, as well as SPDT PIN diode switches and control circuit. The fabrication was performed on FR4 substrate. Measurement results showed RMS phase error of 4.1°, insertion loss of 8.8 dB and return loss of 13 dB. 
